ESD ASSOCIATION REGIONAL TUTORIAL ESD DESIGN ESSENTIALS JANUARY 8-9, 2015

THE OBEROI, 39, MAHATMA GANDHI RD, BANGALORE, KARNATAKA 56000, INDIA





Harald Gossner, Intel

Prof. Mayank Shrivastava, IISc

ESD DESIGN ESSENTIALS

Instructors: Harald Gossner, Intel; Prof. Mayank Shrivastava, Indian Institute of Science

This two-day workshop consists of concentrated versions of twelve ESD tutorials which comprise the following topics:

- •ESD On-Chip Protection in Advanced Technologies •SPICE-Based ESD Protection Design Utilizing Diodes
- and Active MOSFET Rail Clamp Circuits
- •EOS/ESD Failure Models and Mechanisms
- •On-Chip ESD Protection in RF Technologies
- •Charged Device Model Phenomena and Design
- •Latch-up Physics and Design
- •Circuit Modeling and Simulation for On-Chip Protection
- •Troubleshooting On-Chip ESD Failures
- •Device Testing--IC Component Level: HBM, CDM, MM, and TLP
- •Impact of Technology Scaling on ESD High Current Phenomena and Implications for Robust ESD Design
- •Transmission Line Pulse Measurements: Parametric Analyzer for ESD On-Chip Protection
- •System Level ESD/EMI: Testing to IEC and other Standards

DAY 1 JAN. 8

PART I (9:00 AM-1:00 PM)

This part reviews the fundamentals of ESD testing, high-current physics, and ESD modeling. The focus is on device-level (HBM, CDM, MM, TLP) and system level testing, impact of technology scaling on ESD high current phenomena, as well as circuit modeling and simulation for on-chip protection.

DAY 2 JAN. 9

PART III (9:00 AM-1:00 PM)

This part describes special ESD design cases, including Charged Device Model (CDM) phenomena and design, on-chip ESD protection in RF Technologies, and latch-up physics and design.

PART II (2:00 PM-6:00 PM)

major concern.

The principles from part I are then applied to ESD Protection Design. This part describes ESD on-chip protection in advanced technologies, SPICE-based ESD protection design utilizing diodes, and active MOSFET rail clamp circuits.

Why to learn ESD Device and Circuit Design?

Changing Technologies: Constantly changing

Predominant failure mechanism: It is estimated that above ~25% of component failures are due to Electrical Overstress (EOS)

and Electrostatic Discharge (ESD).

technologies is no more sufficient.

technologies make the ESD protection

design challenging. Learning from past Si

Reliable Chips: For reliable operation of Integrated circuits ESD continues to be a

PART IV (2:00 PM-6:00 PM)

The final section discusses EOS/ESD failure models and mechanisms. The seminar concludes with practical examples for troubleshooting of on-chip ESD failures.

Co-Sponsored by the IEEE Local Chapter of Bangalore

Setting the Global Standards for Static Control! EOS/ESD Association Inc. • 7900 Turin Rd Bld 3 • Rome NY 13440 Phone 315-339-6937 • Fax 315-339-6793 • info@esda.org • www.esda.org



11/12/2014